mirror of https://github.com/YosysHQ/yosys.git
RTLIL Documentation: switch in process is optional
This commit is contained in:
parent
d882b6fe3c
commit
ca4b1afcb6
|
@ -241,7 +241,7 @@ See Sec.~\ref{sec:rtlil_process} for an overview of processes.
|
|||
|
||||
<proc-stmt> ::= "process" <id> <eol>
|
||||
|
||||
<process-body> ::= <assign-stmt>$*$ <switch> <assign-stmt>$*$ <sync>$*$
|
||||
<process-body> ::= <assign-stmt>$*$ <switch>$?$ <assign-stmt>$*$ <sync>$*$
|
||||
|
||||
<assign-stmt> ::= "assign" <dest-sigspec> <src-sigspec> <eol>
|
||||
|
||||
|
|
Loading…
Reference in New Issue