riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add log_assert to ensure no loops

This commit is contained in:
Eddie Hung 2019-06-04 12:01:25 -07:00
parent 1b836c93bb
commit 7b186740d3
1 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
backends/aiger/xaiger.cc
View File

@ -334,7 +334,21 @@ struct XAigerWriter
pool<RTLIL::Module*> abc_carry_modules; pool<RTLIL::Module*> abc_carry_modules;
toposort.sort(); #if 0
toposort.analyze_loops = true;
#endif
bool no_loops = toposort.sort();
#if 0
unsigned i = 0;
for (auto &it : toposort.loops) {
log(" loop %d", i++);
for (auto cell : it)
log(" %s", log_id(cell));
log("\n");
}
#endif
log_assert(no_loops);
for (auto cell_name : toposort.sorted) { for (auto cell_name : toposort.sorted) {
RTLIL::Cell *cell = module->cell(cell_name); RTLIL::Cell *cell = module->cell(cell_name);
RTLIL::Module* box_module = module->design->module(cell->type); RTLIL::Module* box_module = module->design->module(cell->type);