riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added keep constraint to GP_SYSRESET cell

This commit is contained in:
Andrew Zonenberg 2016-03-28 23:16:43 -07:00
parent ea9cc03092
commit 75f0030458
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -105,6 +105,8 @@ module GP_COUNT14(input CLK, input wire RST, output reg OUT);
endmodule endmodule
//keep constraint needed to prevent optimization since we have no outputs
(* keep *)
module GP_SYSRESET(input RST); module GP_SYSRESET(input RST);
parameter RESET_MODE = "RISING"; parameter RESET_MODE = "RISING";