riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

remove duplicate DFFR

This commit is contained in:
Pepijn de Vos 2019-10-16 11:24:56 +02:00
parent 2fb20f184a
commit 72323e11a4
1 changed files with 0 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
techlibs/gowin/cells_sim.v
View File

@ -38,16 +38,6 @@ module DFFN (output reg Q, input CLK, D);
Q <= D; Q <= D;
endmodule endmodule
module DFFR (output reg Q, input D, CLK, RESET);
parameter [0:0] INIT = 1'b0;
initial Q = INIT;
always @(posedge CLK) begin
if (RESET)
Q <= 1'b0;
else
Q <= D;
end
endmodule // DFFR (positive clock edge; synchronous reset)
module DFFE (output reg Q, input D, CLK, CE); module DFFE (output reg Q, input D, CLK, CE);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b0;