riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

timinginfo: ignore $specify2 cells if EN is false

This commit is contained in:
Eddie Hung 2020-04-21 17:03:28 -07:00
parent 6c34945371
commit 7146c0339e
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
kernel/timinginfo.h
View File

@ -82,6 +82,9 @@ struct TimingInfo
for (auto cell : module->cells()) { for (auto cell : module->cells()) {
if (cell->type == ID($specify2)) { if (cell->type == ID($specify2)) {
auto en = cell->getPort(ID::EN);
if (en.is_fully_const() && !en.as_bool())
continue;
auto src = cell->getPort(ID::SRC); auto src = cell->getPort(ID::SRC);
auto dst = cell->getPort(ID::DST); auto dst = cell->getPort(ID::DST);
for (const auto &c : src.chunks()) for (const auto &c : src.chunks())