riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replace `std::map` with `dict` for `port_new2old_map`, `port_connmap`, and `cellbits_to_tplbits`.

This commit is contained in:
Alberto Gonzalez 2020-04-19 22:41:21 +00:00
parent 5cb4ae4666
commit 6d64d768b0
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/techmap/techmap.cc
View File

@ -862,9 +862,9 @@ struct TechmapWorker
techmap_do_cache[new_tpl] = true; techmap_do_cache[new_tpl] = true;
tpl = new_tpl; tpl = new_tpl;
std::map<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map; dict<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
std::map<RTLIL::SigBit, RTLIL::SigBit> port_connmap; dict<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
std::map<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits; dict<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
for (auto wire : tpl->wires().to_vector()) for (auto wire : tpl->wires().to_vector())
{ {