riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #198 from whitequark/master 

synth_greenpak4: use attrmvcp to move LOC from wires to cells
This commit is contained in:
Clifford Wolf 2016-08-11 11:17:44 +02:00 committed by GitHub
parent e9fe57c75e 0515809448
commit 6ac67eac10
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/synth_greenpak4.cc
View File

@ -182,6 +182,8 @@ struct SynthGreenPAK4Pass : public ScriptPass
run("dffinit -ff GP_DFFS Q INIT"); run("dffinit -ff GP_DFFS Q INIT");
run("dffinit -ff GP_DFFSR Q INIT"); run("dffinit -ff GP_DFFSR Q INIT");
run("iopadmap -bits -inpad GP_IBUF OUT:IN -outpad GP_OBUF IN:OUT -inoutpad GP_OBUF OUT:IN -toutpad GP_OBUFT OE:IN:OUT -tinoutpad GP_IOBUF OE:OUT:IN:IO"); run("iopadmap -bits -inpad GP_IBUF OUT:IN -outpad GP_OBUF IN:OUT -inoutpad GP_OBUF OUT:IN -toutpad GP_OBUFT OE:IN:OUT -tinoutpad GP_IOBUF OE:OUT:IN:IO");
run("attrmvcp -attr src -attr LOC t:GP_OBUF t:GP_OBUFT t:GP_IOBUF n:*");
run("attrmvcp -attr src -attr LOC -driven t:GP_IBUF n:*");
run("techmap -map +/greenpak4/cells_map.v"); run("techmap -map +/greenpak4/cells_map.v");
run("clean"); run("clean");
} }