riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ice40_dsp: tolerant of fanout-less outputs, as well as all-zero inputs

This commit is contained in:
Eddie Hung 2020-01-17 15:28:02 -08:00
parent 2bda51ac34
commit 6692e5d558
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/pmgen/ice40_dsp.pmg
View File

@ -57,6 +57,9 @@ code sigA sigB sigH
sigH.append(O[i]);
}
log_assert(nusers(O.extract_end(i)) <= 1);
if (sigH.empty())
reject;
endcode
code argQ ffA ffAholdmux ffArstmux ffAholdpol ffArstpol sigA clock clock_pol
@ -328,6 +331,8 @@ arg argD argQ clock clock_pol
code
dff = nullptr;
if (argQ.empty())
reject;
for (auto c : argQ.chunks()) {
if (!c.wire)
reject;