riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #4514 from YosysHQ/emil/proc_rom-src-test-2 

proc_rom: test src attribute on memories
This commit is contained in:
Martin Povišer 2024-07-29 13:58:19 +02:00 committed by GitHub
parent 49eaa108a5 01fd72520f
commit 61ae9f4e07
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tests/proc/proc_rom.ys
View File

@ -33,7 +33,7 @@ hierarchy -auto-top
design -save orig design -save orig
proc proc
select -assert-count 1 t:$memrd_v2 select -assert-count 1 t:$memrd_v2 a:src %i
memory memory
opt_dff opt_dff
design -stash postopt design -stash postopt
@ -80,7 +80,7 @@ hierarchy -auto-top
design -save orig design -save orig
proc proc
select -assert-count 1 t:$memrd_v2 select -assert-count 1 t:$memrd_v2 a:src %i
memory memory
opt_dff opt_dff
design -stash postopt design -stash postopt
@ -127,7 +127,7 @@ hierarchy -auto-top
design -save orig design -save orig
proc proc
select -assert-count 1 t:$memrd_v2 select -assert-count 1 t:$memrd_v2 a:src %i
memory memory
opt_dff opt_dff
design -stash postopt design -stash postopt
@ -175,7 +175,7 @@ hierarchy -auto-top
design -save orig design -save orig
proc proc
select -assert-count 1 t:$memrd_v2 select -assert-count 1 t:$memrd_v2 a:src %i
memory memory
opt_dff opt_dff
design -stash postopt design -stash postopt