riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

proc_rom: test src attribute on memories

This commit is contained in:
Emil J. Tywoniak 2024-07-25 22:09:13 +02:00
parent 960bca0196
commit 01fd72520f
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tests/proc/proc_rom.ys
View File

@ -33,7 +33,7 @@ hierarchy -auto-top
design -save orig
proc
select -assert-count 1 t:$memrd_v2
select -assert-count 1 t:$memrd_v2 a:src %i
memory
opt_dff
design -stash postopt
@ -80,7 +80,7 @@ hierarchy -auto-top
design -save orig
proc
select -assert-count 1 t:$memrd_v2
select -assert-count 1 t:$memrd_v2 a:src %i
memory
opt_dff
design -stash postopt
@ -127,7 +127,7 @@ hierarchy -auto-top
design -save orig
proc
select -assert-count 1 t:$memrd_v2
select -assert-count 1 t:$memrd_v2 a:src %i
memory
opt_dff
design -stash postopt
@ -175,7 +175,7 @@ hierarchy -auto-top
design -save orig
proc
select -assert-count 1 t:$memrd_v2
select -assert-count 1 t:$memrd_v2 a:src %i
memory
opt_dff
design -stash postopt