riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

extract_counter: Fix clock enable

This commit is contained in:
R. Ou 2020-02-17 00:54:33 -08:00
parent 12fa4a3121
commit 5fc180ed2d
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/extract_counter.cc
View File

@ -509,13 +509,15 @@ void counter_worker(
cell->setPort(ID(CE), extract.ce); cell->setPort(ID(CE), extract.ce);
} }
else else
{
cell->setParam(ID(HAS_CE), RTLIL::Const(0)); cell->setParam(ID(HAS_CE), RTLIL::Const(0));
cell->setPort(ID(CE), RTLIL::Const(1));
}
//Hook up hard-wired ports (for now up/down are not supported), default to no parallel output //Hook up hard-wired ports (for now up/down are not supported), default to no parallel output
cell->setParam(ID(HAS_POUT), RTLIL::Const(0)); cell->setParam(ID(HAS_POUT), RTLIL::Const(0));
cell->setParam(ID(RESET_TO_MAX), RTLIL::Const(0)); cell->setParam(ID(RESET_TO_MAX), RTLIL::Const(0));
cell->setParam(ID(DIRECTION), RTLIL::Const("DOWN")); cell->setParam(ID(DIRECTION), RTLIL::Const("DOWN"));
cell->setPort(ID(CE), RTLIL::Const(1));
cell->setPort(ID(UP), RTLIL::Const(0)); cell->setPort(ID(UP), RTLIL::Const(0));
//Hook up any parallel outputs //Hook up any parallel outputs