riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

chformal: Rename -coverprecond to -coverenable

This commit is contained in:
George Rennie 2022-06-18 18:28:12 +01:00
parent e39c422734
commit 5dfad5101d
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/cmds/chformal.cc
View File

@ -55,8 +55,8 @@ struct ChformalPass : public Pass {
log(" -skip <N>\n");
log(" ignore activation of the constraint in the first <N> clock cycles\n");
log("\n");
log(" -coverprecond\n");
log(" add a cover statement for the precondition (enable signal) of the cells\n");
log(" -coverenable\n");
log(" add cover statements for the enable signals of the constraints\n");
log("\n");
log(" -assert2assume\n");
log(" -assume2assert\n");
@ -117,7 +117,7 @@ struct ChformalPass : public Pass {
mode_arg = atoi(args[++argidx].c_str());
continue;
}
if (mode == 0 && args[argidx] == "-coverprecond") {
if (mode == 0 && args[argidx] == "-coverenable") {
mode = 'p';
continue;
}
@ -273,7 +273,7 @@ struct ChformalPass : public Pass {
if (mode =='p')
{
for (auto cell : constr_cells)
module->addCover(NEW_ID_SUFFIX("coverprecond"),
module->addCover(NEW_ID_SUFFIX("coverenable"),
cell->getPort(ID::EN), State::S1, cell->get_src_attribute());
}
else

6
tests/various/chformal_coverprecond.ys → tests/various/chformal_coverenable.ys
View File

@ -15,11 +15,11 @@ prep -top top
select -assert-count 1 t:$cover
chformal -cover -coverprecond
chformal -cover -coverenable
select -assert-count 2 t:$cover
chformal -assert -coverprecond
chformal -assert -coverenable
select -assert-count 4 t:$cover
chformal -assume -coverprecond
chformal -assume -coverenable
select -assert-count 5 t:$cover