riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

chformal: Test -coverprecond and reuse the src attribute

This commit is contained in:
Jannis Harder 2022-05-31 17:47:07 +02:00 committed by George Rennie
parent c659bd1878
commit e39c422734
2 changed files with 27 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/cmds/chformal.cc
View File

@ -273,8 +273,8 @@ struct ChformalPass : public Pass {
if (mode =='p')
{
for (auto cell : constr_cells)
module->addCover(NEW_ID, cell->getPort(ID::EN), State::S1,
"$auto$coverprecond$" + cell->get_src_attribute());
module->addCover(NEW_ID_SUFFIX("coverprecond"),
cell->getPort(ID::EN), State::S1, cell->get_src_attribute());
}
else
if (mode == 'c')

25
tests/various/chformal_coverprecond.ys Normal file
View File

@ -0,0 +1,25 @@
read_verilog -formal <<EOT
module top(input a, b, c, d);
always @* begin
if (a) assert (b == c);
if (!a) assert (b != c);
if (b) assume (c);
if (c) cover (d);
end
endmodule
EOT
prep -top top
select -assert-count 1 t:$cover
chformal -cover -coverprecond
select -assert-count 2 t:$cover
chformal -assert -coverprecond
select -assert-count 4 t:$cover
chformal -assume -coverprecond
select -assert-count 5 t:$cover