riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed left over debug code from memory_bram

This commit is contained in:
Clifford Wolf 2015-01-04 11:46:04 +01:00
parent 0648e2874c
commit 5d631f0ea7
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/memory/memory_bram.cc
View File

@ -676,8 +676,8 @@ void handle_cell(Cell *cell, const rules_t &rules)
int efficiency = (100 * match_properties["bits"]) / (dups * cells * bram.dbits * (1 << bram.abits));
match_properties["efficiency"] = efficiency;
log(" Metrics for %s: awaste=%d dwaste=%d bwaste=%d waste=%d efficiency=%d %d\n",
log_id(match.name), awaste, dwaste, bwaste, waste, efficiency, cells);
log(" Metrics for %s: awaste=%d dwaste=%d bwaste=%d waste=%d efficiency=%d\n",
log_id(match.name), awaste, dwaste, bwaste, waste, efficiency);
for (auto it : match.min_limits) {
if (it.first == "waste" || it.first == "dups")