riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed pattern matching in "hierarchy -generate"

This commit is contained in:
Clifford Wolf 2015-01-04 11:45:39 +01:00
parent f9304e6c10
commit 0648e2874c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/hierarchy/hierarchy.cc
View File

@ -32,7 +32,7 @@ PRIVATE_NAMESPACE_BEGIN
struct generate_port_decl_t {
bool input, output;
RTLIL::IdString portname;
string portname;
int index;
};
@ -101,7 +101,7 @@ void generate(RTLIL::Design *design, const std::vector<std::string> &celltypes,
for (auto &decl : portdecls)
if (decl.index == 0 && patmatch(decl.portname.c_str(), RTLIL::unescape_id(portname).c_str())) {
generate_port_decl_t d = decl;
d.portname = portname;
d.portname = portname.str();
d.index = *indices.begin();
log_assert(!indices.empty());
indices.erase(d.index);