riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

INMODE is 5 bits

This commit is contained in:
Eddie Hung 2019-08-08 10:44:35 -07:00
parent 13cc106cf7
commit 57b2e4b9c1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/dsp_map.v
View File

@ -32,7 +32,7 @@ module \$__MUL25X18 (input signed [24:0] A, input signed [17:0] B, output signed
.D(24'b0),
.P(P_48),
.INMODE(4'b0000),
.INMODE(5'b00000),
.ALUMODE(4'b0000),
.OPMODE(7'b000101),
.CARRYINSEL(3'b000),