riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix first testcase in #1391

This commit is contained in:
Eddie Hung 2019-09-20 17:42:36 -07:00
parent f3781f98db
commit 567e5f0aa7
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/abc9.cc
View File

@ -30,7 +30,7 @@
"&st; &if -g -K 6; &synch2; &if {W} -v; &save; &load; "\ "&st; &if -g -K 6; &synch2; &if {W} -v; &save; &load; "\
"&mfs; &ps -l" "&mfs; &ps -l"
#else #else
#define ABC_COMMAND_LUT "&st; &scorr; &sweep; &dc2; &st; &dch -f; &ps; &if {W} {D} -v; &mfs; &ps -l" #define ABC_COMMAND_LUT "&st; &scorr; &sweep; &dc2; &st; &dch -f; &ps; &if {W} {D} -v -w; &mfs; &ps -l"
#endif #endif

2
passes/techmap/techmap.cc
View File

@ -224,7 +224,7 @@ struct TechmapWorker
for (auto bit : sigmaps.at(tpl)(it.second)) for (auto bit : sigmaps.at(tpl)(it.second))
if (bit.wire != nullptr) if (bit.wire != nullptr)
autopurge_tpl_bits.insert(it.second); autopurge_tpl_bits.insert(bit);
} }
} }
IdString w_name = it.second->name; IdString w_name = it.second->name;