riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removing extra `default_nettype` lines

This commit is contained in:
KrystalDelusion 2022-07-25 10:10:21 +12:00
parent 8f6a06951c
commit 51c2d476c2
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/arch/common/blockram.v
View File

@ -22,7 +22,6 @@ module sync_ram_sp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10)
endmodule // sync_ram_sp endmodule // sync_ram_sp
`default_nettype none
module sync_ram_sdp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10) module sync_ram_sdp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10)
(input wire clk, write_enable, (input wire clk, write_enable,
input wire [DATA_WIDTH-1:0] data_in, input wire [DATA_WIDTH-1:0] data_in,
@ -46,7 +45,6 @@ module sync_ram_sdp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10)
endmodule // sync_ram_sdp endmodule // sync_ram_sdp
`default_nettype none
module sync_ram_tdp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10) module sync_ram_tdp #(parameter DATA_WIDTH=8, ADDRESS_WIDTH=10)
(input wire clk_a, clk_b, (input wire clk_a, clk_b,
input wire write_enable_a, write_enable_b, input wire write_enable_a, write_enable_b,