riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added GP_ACMP cell

This commit is contained in:
Andrew Zonenberg 2016-04-23 22:33:36 -07:00
parent 096c25d29d
commit 512486dcf3
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/greenpak4/cells_sim.v
View File

@ -13,6 +13,18 @@ module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
assign OUT = INIT[{IN3, IN2, IN1, IN0}]; assign OUT = INIT[{IN3, IN2, IN1, IN0}];
endmodule endmodule
module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg VOUT = 0);
parameter BANDWIDTH = "HIGH";
parameter VIN_BUF_EN = 0;
parameter VIN_ATTEN = 1;
parameter VIN_ISRC_EN = 0;
parameter HYSTERESIS = 0;
//cannot simulate mixed signal IP
endmodule
module GP_BANDGAP(output reg OK, output reg VOUT); module GP_BANDGAP(output reg OK, output reg VOUT);
parameter AUTO_PWRDN = 1; parameter AUTO_PWRDN = 1;
parameter CHOPPER_EN = 1; parameter CHOPPER_EN = 1;