mirror of https://github.com/YosysHQ/yosys.git
Added GP_ACMP cell
This commit is contained in:
parent
096c25d29d
commit
512486dcf3
|
@ -13,6 +13,18 @@ module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
|
|||
assign OUT = INIT[{IN3, IN2, IN1, IN0}];
|
||||
endmodule
|
||||
|
||||
module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg VOUT = 0);
|
||||
|
||||
parameter BANDWIDTH = "HIGH";
|
||||
parameter VIN_BUF_EN = 0;
|
||||
parameter VIN_ATTEN = 1;
|
||||
parameter VIN_ISRC_EN = 0;
|
||||
parameter HYSTERESIS = 0;
|
||||
|
||||
//cannot simulate mixed signal IP
|
||||
|
||||
endmodule
|
||||
|
||||
module GP_BANDGAP(output reg OK, output reg VOUT);
|
||||
parameter AUTO_PWRDN = 1;
|
||||
parameter CHOPPER_EN = 1;
|
||||
|
|
Loading…
Reference in New Issue