riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops: update comment

This commit is contained in:
Eddie Hung 2020-05-21 21:39:13 -07:00
parent 574812d9a5
commit 4f0f321169
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/abc9_ops.cc
View File

@ -547,7 +547,7 @@ void mark_scc(RTLIL::Module *module)
// For every unique SCC found, (arbitrarily) find the first // For every unique SCC found, (arbitrarily) find the first
// cell in the component, and replace its output connections // cell in the component, and replace its output connections
// with a new wire driven by the old connection but with a // with a new wire driven by the old connection but with a
// special (* abc9_scc *) attribute set (which is used by // special (* abc9_keep *) attribute set (which is used by
// write_xaiger to break this wire into PI and POs) // write_xaiger to break this wire into PI and POs)
pool<RTLIL::Const> ids_seen; pool<RTLIL::Const> ids_seen;
for (auto cell : module->cells()) { for (auto cell : module->cells()) {