riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add additional iopad_external_pin attributes

This commit is contained in:
Miodrag Milanovic 2023-03-17 17:23:26 +01:00 committed by myrtle
parent db367bd69e
commit 4d7e9e2e5d
1 changed files with 22 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
techlibs/ecp5/cells_bb.v
View File

@ -187,8 +187,16 @@ endmodule
(* blackbox *) (* keep *)
module JTAGG(
input TCK, TMS, TDI, JTDO2, JTDO1,
output TDO, JTDI, JTCK, JRTI2, JRTI1,
(* iopad_external_pin *)
input TCK,
(* iopad_external_pin *)
input TMS,
(* iopad_external_pin *)
input TDI,
input JTDO2, JTDO1,
(* iopad_external_pin *)
output TDO,
output JTDI, JTCK, JRTI2, JRTI1,
output JSHIFT, JUPDATE, JRSTN, JCE2, JCE1
);
parameter ER1 = "ENABLED";
@ -390,7 +398,14 @@ endmodule
(* blackbox *) (* keep *)
module DCUA(
input CH0_HDINP, CH1_HDINP, CH0_HDINN, CH1_HDINN,
(* iopad_external_pin *)
input CH0_HDINP,
(* iopad_external_pin *)
input CH1_HDINP,
(* iopad_external_pin *)
input CH0_HDINN,
(* iopad_external_pin *)
input CH1_HDINN,
input D_TXBIT_CLKP_FROM_ND, D_TXBIT_CLKN_FROM_ND, D_SYNC_ND, D_TXPLL_LOL_FROM_ND,
input CH0_RX_REFCLK, CH1_RX_REFCLK, CH0_FF_RXI_CLK, CH1_FF_RXI_CLK, CH0_FF_TXI_CLK, CH1_FF_TXI_CLK, CH0_FF_EBRD_CLK, CH1_FF_EBRD_CLK,
input CH0_FF_TX_D_0, CH1_FF_TX_D_0, CH0_FF_TX_D_1, CH1_FF_TX_D_1, CH0_FF_TX_D_2, CH1_FF_TX_D_2, CH0_FF_TX_D_3, CH1_FF_TX_D_3,
@ -701,7 +716,10 @@ endmodule
(* blackbox *)
module EXTREFB (
input REFCLKP, REFCLKN,
(* iopad_external_pin *)
input REFCLKP,
(* iopad_external_pin *)
input REFCLKN,
output REFCLKO
);
parameter REFCK_PWDNB = "0b0";