riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Get rid of debugging stuff in abc9

This commit is contained in:
Eddie Hung 2019-02-16 22:25:22 -08:00
parent 82459c16c4
commit 45d49d5d14
1 changed files with 1 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/techmap/abc9.cc
View File

@ -411,9 +411,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
handle_loops(design, module); handle_loops(design, module);
Pass::call(design, "write_verilog -norename -noexpr input.v");
Pass::call(design, stringf("write_xaiger -O -map %s/input.symbols %s/input.xaig; ", tempdir_name.c_str(), tempdir_name.c_str())); Pass::call(design, stringf("write_xaiger -O -map %s/input.symbols %s/input.xaig; ", tempdir_name.c_str(), tempdir_name.c_str()));
Pass::call(design, stringf("write_xaiger -ascii -symbols %s/input.xaag; read_aiger -wideports %s/input.xaag; write_verilog -norename -noexpr input.v", tempdir_name.c_str(), tempdir_name.c_str()));
// Now 'unexpose' those wires by undoing // Now 'unexpose' those wires by undoing
// the expose operation -- remove them from PO/PI // the expose operation -- remove them from PO/PI
@ -843,7 +841,6 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
wire = module->wire(r.first); wire = module->wire(r.first);
log_assert(wire); log_assert(wire);
int i = r.second; int i = r.second;
printf("%s %s %d\n", w->name.c_str(), wire->name.c_str(), i);
signal = RTLIL::SigSpec(wire, i); signal = RTLIL::SigSpec(wire, i);
} }
log_assert(GetSize(signal) >= GetSize(remap_wire)); log_assert(GetSize(signal) >= GetSize(remap_wire));
@ -854,13 +851,11 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
conn.second = signal; conn.second = signal;
in_wires++; in_wires++;
module->connect(conn); module->connect(conn);
printf("INPUT: assign %s = %s\n", remap_wire->name.c_str(), wire->name.c_str());
} }
else if (w->port_output) { else if (w->port_output) {
RTLIL::SigSig conn; RTLIL::SigSig conn;
conn.first = signal; conn.first = signal;
conn.second = remap_wire; conn.second = remap_wire;
printf("OUTPUT: assign %s = %s\n", wire->name.c_str(), remap_wire->name.c_str());
out_wires++; out_wires++;
module->connect(conn); module->connect(conn);
} }
@ -1084,7 +1079,7 @@ struct Abc9Pass : public Pass {
std::string delay_target, sop_inputs, sop_products, lutin_shared = "-S 1"; std::string delay_target, sop_inputs, sop_products, lutin_shared = "-S 1";
bool fast_mode = false, dff_mode = false, keepff = false, cleanup = true; bool fast_mode = false, dff_mode = false, keepff = false, cleanup = true;
bool show_tempdir = false, sop_mode = false; bool show_tempdir = false, sop_mode = false;
show_tempdir = true; cleanup = false; show_tempdir = true; cleanup = true;
vector<int> lut_costs; vector<int> lut_costs;
markgroups = false; markgroups = false;