riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed use of selection in splitnets command

This commit is contained in:
Clifford Wolf 2014-02-16 17:39:50 +01:00
parent d3dc22a90f
commit 42ce3db983
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/cmds/splitnets.cc
View File

@ -169,7 +169,7 @@ struct SplitnetsPass : public Pass {
{
for (auto &w : module->wires) {
RTLIL::Wire *wire = w.second;
if (wire->width > 1 && (wire->port_id == 0 || flag_ports))
if (wire->width > 1 && (wire->port_id == 0 || flag_ports) && design->selected(module, w.second))
worker.splitmap[wire] = std::vector<RTLIL::SigBit>();
}