riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in port name

This commit is contained in:
Andrew Zonenberg 2016-05-07 21:14:42 -07:00
parent b5171541cd
commit 41bbad4e4c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -286,7 +286,7 @@ module GP_SHREG(input nRST, input CLK, input IN, output OUTA, output OUTB);
reg[15:0] shreg = 0; reg[15:0] shreg = 0;
always @(posedge clk, negedge nRST) begin always @(posedge CLK, negedge nRST) begin
if(!nRST) if(!nRST)
shreg = 0; shreg = 0;