riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

corrections in appnote

This commit is contained in:
Ahmed Irfan 2014-11-03 16:18:53 +01:00
parent 6c6cdf736a
commit 3dd316bdc7
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
manual/APPNOTE_012_Verilog_to_BTOR.tex
View File

@ -150,7 +150,8 @@ endmodule
\begin{figure}[H] \begin{figure}[H]
\begin{lstlisting}[language=Verilog] \begin{lstlisting}[language=Verilog]
module test(input clk, input rst, output y); module test(input clk, input rst, output y,
output safety1);
reg [2:0] state; reg [2:0] state;
output safety1; output safety1;
always @(posedge clk) begin always @(posedge clk) begin