riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Error if $currQ not found

This commit is contained in:
Eddie Hung 2019-10-05 09:06:13 -07:00
parent a2ef93f03a
commit 3c6e5d82a6
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
backends/aiger/xaiger.cc
View File

@ -485,7 +485,11 @@ struct XAigerWriter
if (box_module->get_bool_attribute("\\abc9_flop")) { if (box_module->get_bool_attribute("\\abc9_flop")) {
IdString port_name = "\\$currQ"; IdString port_name = "\\$currQ";
Wire *w = box_module->wire(port_name); Wire *w = box_module->wire(port_name);
if (!w)
log_error("'$currQ' is not a wire present in module '%s'.\n", log_id(box_module));
SigSpec rhs = module->wire(stringf("%s.$currQ", cell->name.c_str())); SigSpec rhs = module->wire(stringf("%s.$currQ", cell->name.c_str()));
if (rhs.empty())
log_error("'%s.$currQ' is not a wire present in module '%s'.\n", log_id(cell), log_id(module));
log_assert(GetSize(w) == GetSize(rhs)); log_assert(GetSize(w) == GetSize(rhs));
int offset = 0; int offset = 0;