riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add -assert

This commit is contained in:
Eddie Hung 2019-09-30 19:57:26 -07:00 committed by Miodrag Milanovic
parent 8422ad3e3a
commit 3b44084320
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/xilinx/counter.ys
View File

@ -2,7 +2,7 @@ read_verilog counter.v
hierarchy -top top
proc
flatten
equiv_opt -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module