riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update frontends/verilog/verilog_parser.y 

Co-authored-by: Alberto Gonzalez <61295559+boqwxp@users.noreply.github.com>
This commit is contained in:
Eddie Hung 2020-05-21 09:10:56 -07:00 committed by GitHub
parent 7101ef550b
commit 38e858af8d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/verilog_parser.y
View File

@ -2216,7 +2216,7 @@ simple_behavioral_stmt:
behavioral_stmt:
defattr | assert | wire_decl | param_decl | localparam_decl | typedef_decl |
non_opt_delay behavioral_stmt |
simple_behavioral_stmt ';' | ';' |
attr simple_behavioral_stmt ';' | ';' |
attr hierarchical_id {
AstNode *node = new AstNode(AST_TCALL);
node->str = *$2;