riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

docs: Remove TODOs from output 

Remove highlighting of wreduce/opt_clean bug.
This commit is contained in:
Krystine Sherwin 2024-03-05 05:44:40 +13:00
parent 9eed04dd4b
commit 3596025283
No known key found for this signature in database
4 changed files with 4 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
docs/source/code_examples/fifo/fifo.out
View File

@ -357,9 +357,7 @@ Removed top 24 bits (of 32) from port Y of cell fifo.$flatten\fifo_reader.$add$f
Removed top 23 bits (of 32) from wire fifo.$add$fifo.v:68$27_Y. Removed top 23 bits (of 32) from wire fifo.$add$fifo.v:68$27_Y.
Removed top 24 bits (of 32) from wire fifo.$flatten\fifo_reader.$add$fifo.v:20$34_Y. Removed top 24 bits (of 32) from wire fifo.$flatten\fifo_reader.$add$fifo.v:20$34_Y.
yosys> select -set new_cells t:$add %co t:$add %d yosys> show -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
yosys> show -color maroon3 @new_cells -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
20. Generating Graphviz representation of design. 20. Generating Graphviz representation of design.
Writing dot description to `rdata_wreduce.dot'. Writing dot description to `rdata_wreduce.dot'.

3
docs/source/code_examples/fifo/fifo.ys
View File

@ -53,8 +53,7 @@ show -color maroon3 @new_cells -notitle -format dot -prefix rdata_adffe o:rdata
# ======================================================== # ========================================================
wreduce wreduce
select -set new_cells t:$add %co t:$add %d show -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
show -color maroon3 @new_cells -notitle -format dot -prefix rdata_wreduce o:rdata %ci*
# unclear if this is necessary or only because of bug(s) # unclear if this is necessary or only because of bug(s)
opt_clean opt_clean

2
docs/source/conf.py
View File

@ -61,7 +61,7 @@ latex_elements = {
# include todos during rewrite # include todos during rewrite
extensions.append('sphinx.ext.todo') extensions.append('sphinx.ext.todo')
todo_include_todos = True todo_include_todos = False
# custom cmd-ref parsing/linking # custom cmd-ref parsing/linking
sys.path += [os.path.dirname(__file__) + "/../"] sys.path += [os.path.dirname(__file__) + "/../"]

2
docs/source/getting_started/example_synth.rst
View File

@ -421,7 +421,7 @@ reductions are the ones affecting ``fifo.$flatten\fifo_reader.$add$fifo.v``.
That is the ``$add`` cell incrementing the fifo_reader address. We can look at That is the ``$add`` cell incrementing the fifo_reader address. We can look at
the schematic and see the output of that cell has now changed. the schematic and see the output of that cell has now changed.
.. TODO:: pending bugfix in :cmd:ref:`wreduce` and/or :cmd:ref:`opt_clean` .. todo:: pending bugfix in :cmd:ref:`wreduce` and/or :cmd:ref:`opt_clean`
.. figure:: /_images/code_examples/fifo/rdata_wreduce.* .. figure:: /_images/code_examples/fifo/rdata_wreduce.*
:class: width-helper :class: width-helper