riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge remote-tracking branch 'origin/eddie/fix1118' into xc7mux

This commit is contained in:
Eddie Hung 2019-06-20 16:08:36 -07:00
parent 0e3e647596 c20adc5263
commit 31b0dee7f3
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verilog/verilog_parser.y
View File

@ -517,6 +517,7 @@ wire_type_token:
TOK_GENVAR { TOK_GENVAR {
astbuf3->type = AST_GENVAR; astbuf3->type = AST_GENVAR;
astbuf3->is_reg = true; astbuf3->is_reg = true;
astbuf3->is_signed = true;
astbuf3->range_left = 31; astbuf3->range_left = 31;
astbuf3->range_right = 0; astbuf3->range_right = 0;
} | } |

11
tests/simple/generate.v
View File

@ -148,3 +148,14 @@ generate
endgenerate endgenerate
assign out = steps[WIDTH].outer[0].val; assign out = steps[WIDTH].outer[0].val;
endmodule endmodule
// ------------------------------------------
module gen_test6(output [3:0] o);
generate
genvar i;
for (i = 3; i >= 0; i = i-1) begin
assign o[i] = 1'b0;
end
endgenerate
endmodule