riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Handle COs driven by 1'bx

This commit is contained in:
Eddie Hung 2019-06-20 10:47:20 -07:00
parent f54edf1e78
commit 0e3e647596
1 changed files with 9 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
backends/aiger/xaiger.cc
View File

@ -355,10 +355,16 @@ struct XAigerWriter
}
int offset = 0;
for (const auto &b : rhs.bits()) {
for (auto b : rhs.bits()) {
SigBit I = sigmap(b);
if (I != b)
alias_map[b] = I;
if (b == RTLIL::Sx)
b = RTLIL::S0;
else if (I != b) {
if (I == RTLIL::Sx)
alias_map[b] = RTLIL::S0;
else
alias_map[b] = I;
}
co_bits.emplace_back(b, cell, port_name, offset++, 0);
unused_bits.erase(b);
}