mirror of https://github.com/YosysHQ/yosys.git
Add reference to source of Tclktoq timing
This commit is contained in:
parent
91687d3fea
commit
2f86366087
|
@ -20,6 +20,8 @@
|
|||
|
||||
// ============================================================================
|
||||
|
||||
// Max delays from https://github.com/SymbiFlow/prjxray-db/blob/23c8b0851f979f0799318eaca90174413a46b257/artix7/timings/slicel.sdf#L237-L251
|
||||
|
||||
module FDRE (output reg Q, input C, CE, D, R);
|
||||
parameter [0:0] INIT = 1'b0;
|
||||
parameter [0:0] IS_C_INVERTED = 1'b0;
|
||||
|
|
Loading…
Reference in New Issue