riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Remove log

This commit is contained in:
Roland Coeurjoly 2024-08-19 17:03:27 +02:00 committed by Catherine
parent 91e3773b51
commit 27c1432253
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/rtlil/rtlil_parser.y
View File

@ -450,7 +450,6 @@ constant:
$$->bits.push_back(*it);
if (is_signed) {
$$->flags |= RTLIL::CONST_FLAG_SIGNED;
log("Setting SIGNED flag for constant with width %d\n", width);
}
free($1);
} |