riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Forgot to set ud_variable.minlen

This commit is contained in:
Eddie Hung 2019-08-22 11:02:17 -07:00
parent 61639d5387
commit 231ddbf95c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/pmgen/xilinx_srl.cc
View File

@ -204,6 +204,7 @@ struct XilinxSrlPass : public Pass {
for (auto module : design->selected_modules()) {
auto pm = xilinx_srl_pm(module, module->selected_cells());
pm.ud_fixed.minlen = minlen;
pm.ud_variable.minlen = minlen;
if (fixed) {
// TODO: How to get these automatically?