riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added test_verific mode to tests/fsm/generate.py

This commit is contained in:
Clifford Wolf 2014-08-12 15:43:30 +02:00
parent e5ac8fdf2b
commit 1dd8252169
1 changed files with 17 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
tests/fsm/generate.py
View File

@ -7,6 +7,9 @@ import sys
import random import random
from contextlib import contextmanager from contextlib import contextmanager
# set to 'True' to compare verific with yosys
test_verific = False
@contextmanager @contextmanager
def redirect_stdout(new_target): def redirect_stdout(new_target):
old_target, sys.stdout = sys.stdout, new_target old_target, sys.stdout = sys.stdout, new_target
@ -86,13 +89,20 @@ for idx in range(50):
print(' end') print(' end')
print('endmodule') print('endmodule')
with file('temp/uut_%05d.ys' % idx, 'w') as f, redirect_stdout(f): with file('temp/uut_%05d.ys' % idx, 'w') as f, redirect_stdout(f):
print('read_verilog temp/uut_%05d.v' % idx) if test_verific:
print('proc;;') print('read_verilog temp/uut_%05d.v' % idx)
print('copy uut_%05d gold' % idx) print('proc;; rename uut_%05d gold' % idx)
print('rename uut_%05d gate' % idx) print('verific -vlog2k temp/uut_%05d.v' % idx)
print('cd gate') print('verific -import uut_%05d' % idx)
print('opt; wreduce; share%s; opt; fsm;;' % random.choice(['', ' -aggressive'])) print('rename uut_%05d gate' % idx)
print('cd ..') else:
print('read_verilog temp/uut_%05d.v' % idx)
print('proc;;')
print('copy uut_%05d gold' % idx)
print('rename uut_%05d gate' % idx)
print('cd gate')
print('opt; wreduce; share%s; opt; fsm;;' % random.choice(['', ' -aggressive']))
print('cd ..')
print('miter -equiv -flatten -ignore_gold_x -make_outputs -make_outcmp gold gate miter') print('miter -equiv -flatten -ignore_gold_x -make_outputs -make_outcmp gold gate miter')
print('sat -verify-no-timeout -timeout 20 -seq 5 -set-at 1 %s_rst 1 -prove trigger 0 -prove-skip 1 -show-inputs -show-outputs miter' % ('gold' if rst2 else 'in')) print('sat -verify-no-timeout -timeout 20 -seq 5 -set-at 1 %s_rst 1 -prove trigger 0 -prove-skip 1 -show-inputs -show-outputs miter' % ('gold' if rst2 else 'in'))