mirror of https://github.com/YosysHQ/yosys.git
Added support for simple gates with one constant input to opt_const
This commit is contained in:
parent
da3d55a29c
commit
1bbc2b34c8
|
@ -76,6 +76,8 @@ void replace_const_cells(RTLIL::Module *module)
|
|||
if (input.match("11")) ACTION_DO_Y(1);
|
||||
if (input.match(" *")) ACTION_DO_Y(x);
|
||||
if (input.match("* ")) ACTION_DO_Y(x);
|
||||
if (input.match(" 1")) ACTION_DO("\\Y", input.extract(1, 1));
|
||||
if (input.match("1 ")) ACTION_DO("\\Y", input.extract(0, 1));
|
||||
}
|
||||
|
||||
if (cell->type == "$_OR_") {
|
||||
|
@ -88,6 +90,8 @@ void replace_const_cells(RTLIL::Module *module)
|
|||
if (input.match("00")) ACTION_DO_Y(0);
|
||||
if (input.match(" *")) ACTION_DO_Y(x);
|
||||
if (input.match("* ")) ACTION_DO_Y(x);
|
||||
if (input.match(" 0")) ACTION_DO("\\Y", input.extract(1, 1));
|
||||
if (input.match("0 ")) ACTION_DO("\\Y", input.extract(0, 1));
|
||||
}
|
||||
|
||||
if (cell->type == "$_XOR_") {
|
||||
|
@ -101,6 +105,8 @@ void replace_const_cells(RTLIL::Module *module)
|
|||
if (input.match("11")) ACTION_DO_Y(0);
|
||||
if (input.match(" *")) ACTION_DO_Y(x);
|
||||
if (input.match("* ")) ACTION_DO_Y(x);
|
||||
if (input.match(" 0")) ACTION_DO("\\Y", input.extract(1, 1));
|
||||
if (input.match("0 ")) ACTION_DO("\\Y", input.extract(0, 1));
|
||||
}
|
||||
|
||||
if (cell->type == "$_MUX_") {
|
||||
|
|
Loading…
Reference in New Issue