riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Do not sigmap!

This commit is contained in:
Eddie Hung 2019-08-20 15:23:26 -07:00
parent 0ca397f087
commit 1b5d2de1d4
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
backends/aiger/xaiger.cc
View File

@ -355,7 +355,7 @@ struct XAigerWriter
log_error("Connection '%s' on cell '%s' (type '%s') not recognised!\n", log_id(c.first), log_id(cell), log_id(cell->type));
if (is_input) {
for (auto b : sigmap(c.second)) {
for (auto b : c.second) {
Wire *w = b.wire;
if (!w) continue;
if (!w->port_output || !cell_known) {
@ -381,7 +381,7 @@ struct XAigerWriter
}
}
for (auto b : sigmap(c.second)) {
for (auto b : c.second) {
Wire *w = b.wire;
if (!w) continue;
input_bits.insert(b);