riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

read_aiger to disable log_debug

This commit is contained in:
Eddie Hung 2019-02-16 13:45:51 -08:00
parent e7c7ab8fc0
commit 1a25ec4baa
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/aiger/aigerparse.cc
View File

@ -33,6 +33,7 @@
YOSYS_NAMESPACE_BEGIN
#define log_debug log
#define log_debug(...) ;
AigerReader::AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name, std::string map_filename, bool wideports)
: design(design), f(f), clk_name(clk_name), map_filename(map_filename), wideports(wideports)
@ -627,8 +628,8 @@ void AigerReader::parse_aiger_binary()
log_debug("%d is an output\n", l1);
wire = createWireIfNotExists(module, l1);
}
wire->port_output = true;
log_assert(!wire->port_input);
wire->port_output = true;
outputs.push_back(wire);
}
std::getline(f, line); // Ignore up to start of next line