riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

expose command to not skip 'internal' wires beginning with '$'

This commit is contained in:
Eddie Hung 2019-02-16 13:45:17 -08:00
parent 8f36013fac
commit e7c7ab8fc0
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/expose.cc
View File

@ -42,7 +42,7 @@ struct dff_map_bit_info_t {
bool consider_wire(RTLIL::Wire *wire, std::map<RTLIL::IdString, dff_map_info_t> &dff_dq_map)
{
if (wire->name[0] == '$' || dff_dq_map.count(wire->name))
if (/*wire->name[0] == '$' ||*/ dff_dq_map.count(wire->name))
return false;
if (wire->port_input)
return false;