riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #722 from whitequark/rename_src 

rename: add -src, for inferring names from source locations
This commit is contained in:
Clifford Wolf 2018-12-16 15:28:29 +01:00 committed by GitHub
parent 556341a77f a9baee4b24
commit 19ca4e2ac3
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 50 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
passes/cmds/rename.cc
View File

@ -52,6 +52,15 @@ static void rename_in_module(RTLIL::Module *module, std::string from_name, std::
log_cmd_error("Object `%s' not found!\n", from_name.c_str()); log_cmd_error("Object `%s' not found!\n", from_name.c_str());
} }
static std::string derive_name_from_src(const std::string &src, int counter)
{
std::string src_base = src.substr(0, src.find('|'));
if (src_base.empty())
return stringf("$%d", counter);
else
return stringf("\\%s$%d", src_base.c_str(), counter);
}
struct RenamePass : public Pass { struct RenamePass : public Pass {
RenamePass() : Pass("rename", "rename object in the design") { } RenamePass() : Pass("rename", "rename object in the design") { }
void help() YS_OVERRIDE void help() YS_OVERRIDE
@ -63,6 +72,10 @@ struct RenamePass : public Pass {
log("Rename the specified object. Note that selection patterns are not supported\n"); log("Rename the specified object. Note that selection patterns are not supported\n");
log("by this command.\n"); log("by this command.\n");
log("\n"); log("\n");
log(" rename -src [selection]\n");
log("\n");
log("Assign names auto-generated from the src attribute to all selected wires and\n");
log("cells with private names.\n");
log("\n"); log("\n");
log(" rename -enumerate [-pattern <pattern>] [selection]\n"); log(" rename -enumerate [-pattern <pattern>] [selection]\n");
log("\n"); log("\n");
@ -84,6 +97,7 @@ struct RenamePass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{ {
std::string pattern_prefix = "_", pattern_suffix = "_"; std::string pattern_prefix = "_", pattern_suffix = "_";
bool flag_src = false;
bool flag_enumerate = false; bool flag_enumerate = false;
bool flag_hide = false; bool flag_hide = false;
bool flag_top = false; bool flag_top = false;
@ -93,6 +107,11 @@ struct RenamePass : public Pass {
for (argidx = 1; argidx < args.size(); argidx++) for (argidx = 1; argidx < args.size(); argidx++)
{ {
std::string arg = args[argidx]; std::string arg = args[argidx];
if (arg == "-src" && !got_mode) {
flag_src = true;
got_mode = true;
continue;
}
if (arg == "-enumerate" && !got_mode) { if (arg == "-enumerate" && !got_mode) {
flag_enumerate = true; flag_enumerate = true;
got_mode = true; got_mode = true;
@ -117,6 +136,37 @@ struct RenamePass : public Pass {
break; break;
} }
if (flag_src)
{
extra_args(args, argidx, design);
for (auto &mod : design->modules_)
{
int counter = 0;
RTLIL::Module *module = mod.second;
if (!design->selected(module))
continue;
dict<RTLIL::IdString, RTLIL::Wire*> new_wires;
for (auto &it : module->wires_) {
if (it.first[0] == '$' && design->selected(module, it.second))
it.second->name = derive_name_from_src(it.second->get_src_attribute(), counter++);
new_wires[it.second->name] = it.second;
}
module->wires_.swap(new_wires);
module->fixup_ports();
dict<RTLIL::IdString, RTLIL::Cell*> new_cells;
for (auto &it : module->cells_) {
if (it.first[0] == '$' && design->selected(module, it.second))
it.second->name = derive_name_from_src(it.second->get_src_attribute(), counter++);
new_cells[it.second->name] = it.second;
}
module->cells_.swap(new_cells);
}
}
else
if (flag_enumerate) if (flag_enumerate)
{ {
extra_args(args, argidx, design); extra_args(args, argidx, design);