riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Don't be too smart with $dff cells with "init" attribute on out signal

This commit is contained in:
Clifford Wolf 2014-10-16 11:49:31 +02:00
parent 66eb254fc2
commit 18cb8b4636
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/opt/opt_rmdff.cc
View File

@ -83,7 +83,7 @@ bool handle_dff(RTLIL::Module *mod, RTLIL::Cell *dff)
val_init.bits.push_back(bit.wire == NULL ? bit.data : RTLIL::State::Sx);
}
if (dff->type == "$dff" && mux_drivers.has(sig_d)) {
if (dff->type == "$dff" && mux_drivers.has(sig_d) && !has_init) {
std::set<RTLIL::Cell*> muxes;
mux_drivers.find(sig_d, muxes);
for (auto mux : muxes) {