riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in Verilog string handling 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-01-05 12:10:24 +01:00
parent e041ae3c6d
commit 17ceab92a9
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/verilog_lexer.l
View File

@ -274,7 +274,7 @@ YOSYS_NAMESPACE_END
yystr[j++] = yystr[i++]; yystr[j++] = yystr[i++];
} }
yystr[j] = 0; yystr[j] = 0;
frontend_verilog_yylval.string = new std::string(yystr); frontend_verilog_yylval.string = new std::string(yystr, j);
free(yystr); free(yystr);
return TOK_STRING; return TOK_STRING;
} }