riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed the fix for propagation of width hints for $signed() and $unsigned()

This commit is contained in:
Clifford Wolf 2013-11-07 03:01:28 +01:00
parent 404b46674b
commit 160adccca2
1 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
frontends/ast/genrtlil.cc
View File

@ -947,13 +947,12 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
return sig; return sig;
} }
// just pass thru the signal. the parent will evaluated the is_signed property and inperpret the SigSpec accordingly // just pass thru the signal. the parent will evaluate the is_signed property and inperpret the SigSpec accordingly
case AST_TO_SIGNED: case AST_TO_SIGNED:
case AST_TO_UNSIGNED: { case AST_TO_UNSIGNED: {
int sub_width_hint; RTLIL::SigSpec sig = children[0]->genRTLIL();
bool sub_sign_hint; if (sig.width < width_hint)
children[0]->detectSignWidth(sub_width_hint, sub_sign_hint); sig.extend(width_hint, sign_hint);
RTLIL::SigSpec sig = children[0]->genRTLIL(width_hint, sub_sign_hint);
is_signed = sign_hint; is_signed = sign_hint;
return sig; return sig;
} }