riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

docs: RD_DATA is an output, not input

This commit is contained in:
Charlotte 2023-06-21 17:21:04 +10:00
parent 104edb4587
commit 0c0171bd60
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/CHAPTER_CellLib.rst
View File

@ -571,7 +571,7 @@ The ``$mem_v2`` cell has the following ports:
signals for the read ports. signals for the read ports.
``\RD_DATA`` ``\RD_DATA``
This input is ``\RD_PORTS*\WIDTH`` bits wide, containing all data This output is ``\RD_PORTS*\WIDTH`` bits wide, containing all data
signals for the read ports. signals for the read ports.
``\RD_ARST`` ``\RD_ARST``