riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

greenpak4: Changed name of inverted output ports for consistency

This commit is contained in:
Andrew Zonenberg 2016-08-14 00:30:45 -07:00
parent 3b9756c6a3
commit 0b0ba96488
2 changed files with 19 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/greenpak4/cells_map.v
View File

@ -24,7 +24,7 @@ module GP_DFFR(input D, CLK, nRST, output reg Q);
); );
endmodule endmodule
module GP_DFFSI(input D, CLK, nSET, output reg Q); module GP_DFFSI(input D, CLK, nSET, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
GP_DFFSRI #( GP_DFFSRI #(
.INIT(INIT), .INIT(INIT),
@ -33,11 +33,11 @@ module GP_DFFSI(input D, CLK, nSET, output reg Q);
.D(D), .D(D),
.CLK(CLK), .CLK(CLK),
.nSR(nSET), .nSR(nSET),
.Q(Q) .nQ(nQ)
); );
endmodule endmodule
module GP_DFFRI(input D, CLK, nRST, output reg Q); module GP_DFFRI(input D, CLK, nRST, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
GP_DFFSRI #( GP_DFFSRI #(
.INIT(INIT), .INIT(INIT),
@ -46,7 +46,7 @@ module GP_DFFRI(input D, CLK, nRST, output reg Q);
.D(D), .D(D),
.CLK(CLK), .CLK(CLK),
.nSR(nRST), .nSR(nRST),
.Q(Q) .nQ(nQ)
); );
endmodule endmodule

30
techlibs/greenpak4/cells_sim.v
View File

@ -165,11 +165,11 @@ module GP_DFF(input D, CLK, output reg Q);
end end
endmodule endmodule
module GP_DFFI(input D, CLK, output reg Q); module GP_DFFI(input D, CLK, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(posedge CLK) begin always @(posedge CLK) begin
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule
@ -184,14 +184,14 @@ module GP_DFFR(input D, CLK, nRST, output reg Q);
end end
endmodule endmodule
module GP_DFFRI(input D, CLK, nRST, output reg Q); module GP_DFFRI(input D, CLK, nRST, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(posedge CLK, negedge nRST) begin always @(posedge CLK, negedge nRST) begin
if (!nRST) if (!nRST)
Q <= 1'b1; nQ <= 1'b1;
else else
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule
@ -206,14 +206,14 @@ module GP_DFFS(input D, CLK, nSET, output reg Q);
end end
endmodule endmodule
module GP_DFFSI(input D, CLK, nSET, output reg Q); module GP_DFFSI(input D, CLK, nSET, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(posedge CLK, negedge nSET) begin always @(posedge CLK, negedge nSET) begin
if (!nSET) if (!nSET)
Q <= 1'b0; nQ <= 1'b0;
else else
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule
@ -229,15 +229,15 @@ module GP_DFFSR(input D, CLK, nSR, output reg Q);
end end
endmodule endmodule
module GP_DFFSRI(input D, CLK, nSR, output reg Q); module GP_DFFSRI(input D, CLK, nSR, output reg nQ);
parameter [0:0] INIT = 1'bx; parameter [0:0] INIT = 1'bx;
parameter [0:0] SRMODE = 1'bx; parameter [0:0] SRMODE = 1'bx;
initial Q = INIT; initial nQ = INIT;
always @(posedge CLK, negedge nSR) begin always @(posedge CLK, negedge nSR) begin
if (!nSR) if (!nSR)
Q <= ~SRMODE; nQ <= ~SRMODE;
else else
Q <= ~D; nQ <= ~D;
end end
endmodule endmodule