riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

machxo2: Add initial value for Q in FACADE_FF.

This commit is contained in:
William D. Jones 2020-11-21 18:44:42 -05:00 committed by Marcelina Kościelnicka
parent 0364ded385
commit 03cbf1327d
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/machxo2/cells_sim.v
View File

@ -46,6 +46,8 @@ module FACADE_FF #(
wire muxclk = (CLKMUX == "INV") ? ~CLK : CLK;
wire srval = (REGSET == "SET") ? 1'b1 : 1'b0;
initial Q = srval;
generate
if (REGMODE == "FF") begin
if (SRMODE == "ASYNC") begin