riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops: -prep_hier to create unmap module that removes Q's (* init *)

This commit is contained in:
Eddie Hung 2020-05-14 02:09:13 -07:00
parent 13f9d65b6f
commit 02df0198b6
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
passes/techmap/abc9_ops.cc
View File

@ -230,9 +230,12 @@ void prep_hier(RTLIL::Design *design, bool dff_mode)
auto unmap_module = unmap_design->addModule(derived_type); auto unmap_module = unmap_design->addModule(derived_type);
for (auto port : derived_module->ports) { for (auto port : derived_module->ports) {
auto w = unmap_module->addWire(port, derived_module->wire(port)); auto w = unmap_module->addWire(port, derived_module->wire(port));
// Do not propagate (* init *) values inside the box // Do not propagate (* init *) values into the box,
if (w->port_output) // in fact, remove it from outside too
w->attributes.erase(ID::init); if (w->port_output && w->attributes.erase(ID::init)) {
auto r = unmap_module->addWire(stringf("\\_TECHMAP_REMOVEINIT_%s_", log_id(port)));
unmap_module->connect(r, State::S1);
}
} }
unmap_module->ports = derived_module->ports; unmap_module->ports = derived_module->ports;
unmap_module->check(); unmap_module->check();
@ -771,7 +774,6 @@ void prep_xaiger(RTLIL::Module *module, bool dff)
continue; continue;
if (!box_module->get_bool_attribute(ID::abc9_box)) if (!box_module->get_bool_attribute(ID::abc9_box))
continue; continue;
log_cell(cell);
log_assert(cell->parameters.empty()); log_assert(cell->parameters.empty());
log_assert(box_module->get_blackbox_attribute()); log_assert(box_module->get_blackbox_attribute());