riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed assertion failure for non-inferrable counters in some cases

This commit is contained in:
Andrew Zonenberg 2016-04-06 23:42:22 -07:00
parent 48c10d90f4
commit 01a5f71187
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/greenpak4/greenpak4_counters.cc
View File

@ -248,8 +248,12 @@ void greenpak4_counters_worker(
if (cell->type != "$alu")
return;
//A input is the count value. Check if it has COUNT_EXTRACT set
RTLIL::Wire* a_wire = sigmap(cell->getPort("\\A")).as_wire();
//A input is the count value. Check if it has COUNT_EXTRACT set.
//If it's not a wire, don't even try
auto port = sigmap(cell->getPort("\\A"));
if(!port.is_wire())
return;
RTLIL::Wire* a_wire = port.as_wire();
bool force_extract = false;
bool never_extract = false;
string count_reg_src = a_wire->attributes["\\src"].decode_string().c_str();