riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added second divider to GP_RINGOSC

This commit is contained in:
Andrew Zonenberg 2016-04-06 23:10:34 -07:00
parent 1df559c706
commit 48c10d90f4
1 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
techlibs/greenpak4/cells_sim.v
View File

@ -80,34 +80,39 @@ module GP_LFOSC(input PWRDN, output reg CLKOUT);
always begin
if(PWRDN)
clkout = 0;
CLKOUT = 0;
else begin
//half period of 1730 Hz
#289017;
clkout = ~clkout;
CLKOUT = ~CLKOUT;
end
end
endmodule
module GP_RINGOSC(input PWRDN, output reg CLKOUT);
module GP_RINGOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC);
parameter PWRDN_EN = 0;
parameter AUTO_PWRDN = 0;
parameter OUT_DIV = 1;
parameter PRE_DIV = 1;
parameter FABRIC_DIV = 1;
initial CLKOUT = 0;
initial CLKOUT_PREDIV = 0;
initial CLKOUT_FABRIC = 0;
//output dividers not implemented for simulation
//auto powerdown not implemented for simulation
always begin
if(PWRDN)
clkout = 0;
if(PWRDN) begin
CLKOUT_PREDIV = 0;
CLKOUT_FABRIC = 0;
end
else begin
//half period of 27 MHz
#18.518;
clkout = ~clkout;
CLKOUT_PREDIV = ~CLKOUT_PREDIV;
CLKOUT_FABRIC = ~CLKOUT_FABRIC;
end
end